I. INTRODUCTION
A S MICROELECTRONICS technology continues to progress, there is a continuous focus on higher levels of system integration and miniaturization. For example, in many applications, it is desirable to package several integrated circuits (ICs) together in multichip modules (MCMs) to achieve further compactness and higher performance. Passive components (i.e., capacitors, resistors, and inductors) are an essential requirement for many MCM applications [1] . A significant advantage of MCM technology is the ability to embed large number of these passive components directly into the substrate at low cost. Such an arrangement provides further advantages in component miniaturization, power consumption, reliability, and performance.
One technology which shows great promise for embedding passives in large area substrates is the multilayer low-temperature cofired ceramic (LTCC) approach [2] . The LTCC process can support well over 30 layers of metal, each on a thin ceramic tape substrate (several mils thick), with interconnectivity between layers achieved by the use of vias. LTCC is very attractive for embedding of inductor and capacitor structures, and even resistors if a high resistivity material is used. Therefore, LTCC technology shows considerable potential as an enabling technology for the next generation of highly compact systems. Successful design of passive structures in LTCC systems requires that accurate models of the various components exist or can be easily obtained. However, for high frequency designs, most LTCC passive structures are electrically long, and due to their full three-dimensional (3-D) geometries, have very complex field patterns. Standard modeling methods for microstrip or stripline based structures do not apply for these components. In order to successfully design LTCC structures for high frequencies, the behavior of the passive components that comprise the structure must be characterized accurately at those frequencies. Recently, computer-aided design tools such as HSPICE [3] have become indispensable in IC design. Accurate circuit simulation using HSPICE is dependent on both the structural validity of the device models and the accuracy of the values used as model parameters. Therefore, the extraction of an optimum set of device model parameter values is crucial to characterizing the relationship between the model and the measured behavior.
Recently, design and modeling issues for embedded passive components have been investigated by several authors. Since building block based modeling of integrated passives was presented by [4] , many other designs and modeling schemes have been developed. For example, electrical and mechanical modeling of embedded capacitors were investigated by Rao et al. using the finite element method [5] . Sood et al. studied macromodeling of embedded passive components in high performance LTCC packages using SPICE simulation [6] . Fathy et al. presented modeling and design guidelines for embedded passives in LTCC on metal technology [7] . Yun et al. presented accurate device model parameter optimization for embedded passives using genetic algorithms and statistical modeling of 3-D gridded-plate embedded capacitors [8] , [9] .
In this paper, the statistical variation of 3-D solenoid inductors manufactured in a multilayer LTCC process is investigated. A set of integrated inductor structures was fabricated, and their scattering parameters were measured for a range of frequencies from 50 MHz to 5 GHz. Using optimized equivalent circuits obtained from HSPICE and the building block based modeling method [8] , the mean and standard deviation was calculated for each component of each device model. Monte Carlo Analysis for the inductor structures was then performed using HSPICE. Using a comparison of the Monte Carlo results and measured data, it was determined that for even a small number of sample structures, the statistical variation of the component values provides an accurate representation of the overall inductor performance. 
II. TEST STRUCTURE DESCRIPTION
Test structures were fabricated in a 12-layer LTCC process. The top metal layer was on layer 10, and the bottom layer was on layer 11, with ground connections on layer 12. All inductor structures were designed to have an upper and a lower conductor on different layers. Both conductors were separated by six layers of ceramic tape to reduce coupling capacitance between the conductors and were connected by stacked vias such that a solenoidal pattern of current flow through the structure was realized. All connections to the devices were made using a ground-signal-ground probe pad pattern on the top layer, with connections made to the devices using stacked vias and interconnect. The metal conductors were designed to be 10 mils wide, with a spacing between adjacent coil patterns of 30 mils. The bottom conductor had a layout with angle to facilitate connections between the via stacks connecting the layers.
The first test structure consisted of probe pads connected to a single inductor coil. This structure allowed for the modeling of the uncoupled inductor coil building blocks such as the pad and solenoid coil. The second structure tested consisted of probe pads connected to a serially connected three-segment adjacent coil inductor with eight coil turns. This structure can characterize coupling effects between parallel coils. The third test structure consisted of probe pads linked to a serially connected three-segment parallel coil inductor with six coil turns. This test structure allowed modeling of the effect of different coil turns on inductor performance. Schematic diagrams of the three test structures are shown in Fig. 1 . 
III. PROCESSING AND MEASUREMENT
The LTCC structure was physically designed using integrated circuit design tools within the Cadence Virtuoso design environment. A custom technology file for a 12-layer process was developed, and a process design rule-compliant test structure coupon was produced. The design was fabricated at the National Semiconductor Corporation LTCC fabrication facility. The size of the completed coupon was approximately 2.25 in 2.25 in. The design utilized 12 layers of ceramic tape with a dielectric constant 7.8. Each layer of tape was 3.6 mils thick. Metal lines were drawn 10 mils wide, and the vias had a diameter of 5.6 mils. Interconnectivity between layers was achieved using stacked vias. The embedded structures were accessed using ground-signal-ground probe pads on the exposed top layer, with signals reaching the embedded layers through vias. The complete test structure coupon is shown in Fig. 2 .
The test structures were measured using network analysis techniques. Since very low loss metal was used in the manufacturing process, dc resistance measurements were unreliable and not used. For high frequency measurements, an HP 8510C network analyzer was used in conjunction with a Cascade Microtech probe station and ground-signal-ground configuration probes. Calibration was accomplished using a supplied substrate and utilization of the line-reflect-match (LRM) calibration method. Data was gathered for each of the test structures at over 200 frequency points between 50 MHz and 5 GHz and stored with the aid of data acquisition software.
IV. MODELING SCHEME

A. Three-Dimensional Inductor Modeling Procedure
A novel method of full 3-D solenoid inductor modeling and simulation has been utilized. This method is based on the gen- eration of passive circuit element models [10] . This approach first determines a set of fundamental circuit building blocks for the inductors, and then test structures are designed, fabricated, and their -parameters are measured up to a desired frequency. Afterwards, the electrical contribution to the overall inductor response by individual building blocks is determined. Equivalent circuit models of each building block are then extracted using a hierarchical extraction procedure. These building block equivalent circuits are then used to construct a 3-D solenoid inductor circuit that is geometrically comprised of the blocks. Simulation of the constructed circuit using the HSPICE circuit simulator provides an accurate prediction of the behavior of the test structure in a fraction of the time and using far fewer resources than the traditional EM/RF solution methodology. The model of the test structure is then verified experimentally by comparing the predicted response with that measured directly from the manufactured structure.
LTCC technology is very well suited for the fabrication of large valued two-layer metal-insulator-metal (MIM) passives for use in applications such as power supply decoupling and filtering. In LTCC processes, however, a metal is screen printed onto the ceramic tape substrates. This procedure creates limitations with respect to metal coverage. As a result, the process used here had a specified design rule which limited the guaranteed unbroken metal coverage area to be relatively small. The 3-D solenoid inductor would also be quite difficult and time consuming to model using standard numerical techniques, and is therefore a good test for the modeling method.
The first step involved in the modeling procedure was a determination of what types of structures and geometries were to be modeled. As mentioned above, three test structures with different dimension were considered. Modeling of 3-D solenoid inductor is very important to ensure that they function as intended at high frequencies. Solenoid inductors modeling using the hierarchical technique required only three building blocks: a probe pad, the 3-D sequential inductor coil, and the 3-D linked inductor coil block. These building blocks are shown in Fig. 3 . In addition, the mutual inductance and capacitance between two 
B. Parameter Extraction
After the -parameters for the test structures were measured, circuit models were extracted for the various building blocks. The fundamental circuits used were based on the partial element equivalent circuit (PEEC) [11] which has been used extensively for interconnect analysis [12] and general 3-D high frequency structural simulation [13] . The overall equivalent circuits are comprised of a combination of these building blocks with modifications to take into account building block topology and various coupling phenomena.
The extraction of the circuit model parameters was achieved in several steps. Due to the highly nonlinear nature of the system equations with respect to circuit parameter values, a procedure for hierarchical optimization with respect to measured -parameter data was chosen. The optimization algorithm was the Levenberg-Marquardt (LM) method [14] , which is a combination of steepest descent and the Gauss-Newton method. Steepest descent is used initially to approach the solution, and then the Gauss-Newton method is used to refine the solution. The objective function of LM algorithm is (1) where are the component values to be extracted, n is the total number of parameters, is the measured value of the th model parameter, is the total number of measurements, is the simulated value of the th point, and is a weight factor for the th measured data point (used for giving higher significance to a given data point). Using the LM procedure, the HSPICE optimizer finds the vector of the device model parameters that minimizes . All simulations were performed using the HSPICE circuit simulator on Sun UltraSparc series workstations. The starting point or initial guesses of the values of circuit parameters were crucial for correct optimization results, and these were approximated directly from measured data.
Three test structures were optimized with respect to measured -parameter data, and their individual building block equivalent circuit model parameters were extracted. However, for these inductor test structures, -parameters are more informative than -parameters (especially the input admittance which is same as ), and based on the input admittance, the accuracy of the -parameter measurements could be verified. Therefore, -parameters for the three test structures were calculated using the following parameter conversion equations [15] :
For graphical illustration, the measured versus optimized results of input admittance for three different inductor test structures are shown in Figs. [4] [5] [6] . As seen in these plots, very good agreement has been obtained for both (mag) and (Phase) for the three test structures. In addition, the extracted circuit model parameters are shown in Table I . 
C. Monte Carlo Analysis
After circuit model parameters were extracted, the summary statistics (i.e., mean and standard deviation) from nine sets of extracted model parameters (three test structures of each size) were computed. These summary statistics are given in Table II . Based on these statistics, Monte Carlo analysis for the inductor structures was then performed using HSPICE. A Monte Carlo simulation with Gaussian parameter distribution was generated for 300 sets of circuit model parameters. Afterwards, the output responses (i.e., -parameters) for each test structure were obtained and compared with measurement data to determine if the statistical variation of model parameter values was in the range of Monte Carlo output.
V. RESULTS AND DISCUSSION
A total of nine 3-D solenoid inductors (three coupons which contained one size of each test structure) were fabricated and -parameter measurements were taken. The measured -parameter data from one of each inductor structure was used to extract the element values of the partial element equivalent circuit of that inductor test structure. This process yielded a unique equivalent circuit model for each inductor test structure. After -parameter data were obtained, the magnitude and phase of the input admittance were calculated.
Once the extraction process was completed, a Monte Carlo analysis was performed on each of the three different test structures using the equivalent circuit models. The summary statistics (i.e., mean and standard deviation) extracted from the nine inductors were used in the Monte Carlo simulations to create a range of 300 input admittance curves (both magnitude and phase) for each test structure. The measured input admittance curves from each complete test structure were then compared to the curves generated by Monte Carlo analysis to determine if the measured input admittance curve resided in the range of the curves generated by Monte Carlo analysis. The results of this analysis for each of the three test structures are shown in Figs. 7-9.
Most circuit designers are interested in the region where component performance is critical for the inductor value specified for a given design. When an inductor structure is fabricated, a circuit designer is mostly concerned about the region where the structure behaves strictly as a inductor. Beyond this region, the structure does not behave strictly as an inductor because other parasitic effects are involved. As an example, consider the first inductor test structure shown in Fig. 7 . This structure behaves as a inductor in the frequency ranges between 50 MHz and 2.4 GHz. Beyond 2.4 GHz, the test structure does not behave as an inductor due to capacitive and other parasitic effects at the higher frequencies. As seen in these plots, for even the small number of test structures investigated, the measured input admittance curves from the fabricated devices were in fact contained in the range of the input admittance curves produced by Monte Carlo simulation. Using these comparisons of measured to Monte Carlo results, it has been demonstrated that the variation in the complete 3-D solenoid inductor equivalent circuit models based only on the circuit building blocks can be used to predict such variations in actual fabricated devices.
VI. CONCLUSION
In this paper, an investigation of the statistical variation of 3-D solenoid inductors manufactured in a multilayer LTCC process has been presented. Since accurate modeling of integrated passive components is critical for designing and characterizing the performance of next generation multichip module (MCM) substrates with integral passives, analysis of statistical variation for each circuit model parameter has been performed using the Monte Carlo approach. A comparison of the Monte Carlo results and measured data revealed that even a small number of sample structures provided sufficient statistical variation of component values to allow prediction of the performance variation of a larger population. This method could potentially be extended to allow circuit designers to predict the performance and parametric yield of a given circuit containing such devices.
